The two projects named above are cyber-security applications to fullfill requirements for the European Cyber-Security-Act. They will be developed in 22 nm FD-SOI silicon technology and beyond. To assure testability on block level up to system on chip top level, a strategy for DFT insertion and simulation must be developed and implemented. Therefore, one meeting per quarter shall be performed at the Fraunhofer Institute for Integrated Circuits in Erlangen-Tennenlohe. Furthermore, flexibility of working hours is required in order to be able to react promptly to urgent adjustments.
The following tasks are initially planned: • Setup of verification environment, server and simulation tool infrastructure • Familiarization with the design functionalities algorithms, structure and design hierarchy • Setup of test plans for hierarchical block level verification with UVM • Continuous development of testcases and execution of simulations, analysis and documentation of the verification results, support of bug fixing with the IIS design team • The progress and results of the described tasks will be the starting point for the definition of the following work III. Essential requirements • At least 10 years of experience in digital functional verification • At least 10 years of experience using standard functional verification and simulation tools from major providers like Synopsys, Cadence or Siemens-Mentor • At least 10 years of experience of setting up and use of verification environments and regression suites • Deep knowledge and experience in UVM verification methodology • Excellent analysis and documentation skills • Business fluent in German and English
The following tasks are initially planned: • Setup of DFT environment for implementation and simulation with Cadence or Siemens EDA depending on the projects requirements o E.g. JTAG, MBIST, SCAN,… • Defining a DFT strategy for the individual projects • Familiarization with the project’s functionality, structure and design hierarchy • Continuous and iterative improvement of the test coverage • The progress and results of the described tasks will be the starting point for the definition of the following work III. Essential requirements • At least 10 years of experience in complex digital Design-for-Test • At least 10 years of experience in developing a proper Test strategy with Frontend Designers • In-depth knowledge about the different Test capabilities • Excellent analysis and documentation skills • Business fluent in English, German is a plus
Lassen Sie die KI die Vergabeunterlagen analysieren und strukturierte Informationen zu Fristen, Anforderungen und Bewertungskriterien extrahieren.
ITBO_20_u_Kenntnisnerkl_Englisch-IIS-01_2017-03-16 (1).PDF
PDF • 176.6 KB
PR1168445_Contract_20260624.docx
DOCX • 4.9 MB
LV_412083.pdf
PDF • 16.9 KB
Self-declaration Commitment to Collective Bargaining Agreements.pdf
PDF • 80.2 KB
PR1168445_Vergabebedingungen.pdf
PDF • 263.8 KB
1_B_AEB.pdf
PDF • 755.9 KB
1_B_Sustainabilitystandards.pdf
PDF • 121.6 KB
Selfdeclaration (123-124 GWB).pdf
PDF • 73.4 KB
Selfdeclaration - (EU) Nr. 833-2014.pdf
PDF • 102.6 KB
PR1168445_LV_B.1_Lot_1_Functional_Verification.20260623.pdf
PDF • 147.2 KB
PR1168445_LV_B.2_Lot_2_Design-for-Test_20260623.pdf
PDF • 176.8 KB
Nachweis eines zertifizierten ISMS für den gesamten Projektzeitraum.
Sämtliche Kernmitglieder müssen Deutschkenntnisse auf C1-Niveau nachweisen.
Mindestens drei vergleichbare Projekte in Bundes- oder Landesbehörden in den letzten 5 Jahren.